StatCounter

Friday, August 26, 2016

Diman Zad Tootaghaj 's publications


  1. 1.D. Z. Tootaghaj, F. Farhat. Optimal placement of Cores, Caches and Memory controllers in NoC. arXiv, 2016. [link] [pdf]
  2. 2.F. Farhat, D. Z. Tootaghaj, M. Arjomand. Towards optimizing data computing in the cloud. arXiv, 2016. [link] [pdf]
  3. 3. F. Farhat, D. Z. Tootaghaj, Y. He, A. Sivasubramaniam, M. T. Kandemir, C. R. Das. Stochastic modeling and optimization of stragglers. IEEE transaction on Cloud Computing (TCC), 2016. [link] [pdf]
  4. 4.D. Z. Tootaghaj,  Evaluating cloud workload characteritics. Master’s thesis, The Pennsylvania State University, 2015. [link] [pdf]
  5. 5.D. Z. Tootaghaj, F. Farhat, M. Arjomand, P. Faraboschi, M. T. Kandemir, A. Sivasubramaniam, C. R. Das, Evaluating the Combined Impact of Datacenter Architecture and Cloud Workload Characteristics on Performance, Network Traffic and Cost, IEEE International Symposium on Workload Characterization (IISWC) 2015. [link] [pdf]
  6. 6.F. Farhat, D. Z. Tootaghaj, A. Sivasubramaniam, M. T. Kandemir, C. R. Das, Modeling and Optimization of Straggling Mappers.Technical Report CSE-14-006, Pennsylvania State University. [link] [pdf]
7. D. Z. Tootaghaj, F. Farhat, M. R. Pakravan, M. R. Aref, Risk of Attack Coefficient Effect on Availability of Ad-hoc Networks, IEEE CCNC Research Student Workshop, 2011. [link] [pdf]
8. D. Z. Tootaghaj, F. Farhat, M. R. Pakravan, M. R. Aref, Game-Theoretic Approach to Mitigate Packet Dropping in Wireless Ad-hoc Networks, IEEE CCNC Research Student Workshop, 2011. [link] [pdf]
9. M. A. Kashiha, D. Z. Tootaghaj, Partial Discharge Source Classification and De-noising in Rotating Machines Using Discrete Wavelet Transform and Directional Coupling Capacitor, Journal of Electromagnetic Analysis and Applications and submitted and accepted to Asia-Pacific Power and Engineering Conference (APPEEC), sponsored by IEEE Power & Energy Society (PES), March 2009. [link] [pdf]

Towards Stochastically Optimizing Data Computing Flows

Optimal Placement of Cores Caches and MemoryControllers in On-Chip Networks